Performance Evaluation of Topologies Using NS-2
Keywords:
Network Simulation, Computer Networks, Communication Networks, NS-2, Network Performance, Simulation Tools, Hosts, PacketsAbstract
Network simulation plays a vital role in communication and computer network research by providing a cost-effective and efficient platform for analyzing the behavior and performance of network systems without deploying physical infrastructure. It enables researchers to model network entities such as hosts, routers, links, and packets, and evaluate their interactions under various network conditions using mathematical models and event-driven simulation techniques. As modern communication networks have become increasingly complex, traditional analytical methods are often insufficient for accurate performance evaluation. Network simulators address this challenge by allowing controlled experimentation with different network topologies, protocols, traffic patterns, and applications. This paper presents an overview of network simulation, its significance in computer network research, and the features of the NS-2 (Network Simulator-2) platform. The study highlights how simulation facilitates the design, testing, and optimization of communication protocols while reducing development time and implementation costs. Furthermore, it discusses the advantages, limitations, and practical applications of NS-2 in academic and research environments.
References
C. Seiculescu, S. Murali, L. Benini, and G. De Micheli, “Comparative analysis of NoCs for two dimensional versus three-dimensional SoCs supporting multiple voltage and frequency islands,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 57, no. 5, pp. 364 –368, May10
[2] T. Ahonen, D. A. Siguenza-Tortosa, H. Bin, and J. Nurmi, “Topology optimization for application-specific networks-on-chip,” in Proceedings of the 2004 International Workshop on System Level Interconnect Prediction (SLIP’04), Paris, France, Feb. 14–15, 2004, pp. 53–60.
[3] S. Tota, M. Casu, M. Roch, L. Macchiarulo, and M. Zamboni, “A case study for NoC-based homogeneous MPSoC architectures,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 17, no. 3, pp. 384 –388, March 2009.
[4] P.Gehlot, , S.S.Chouhan, “ Performance evaluation of Network on Chip architectures ” International Conference on Emerging Trends in Electronic and Photonic Devices & Systems 22-24 Dec. 2009
[5] P.P. Pande, C.Grecu, M. Jones, A.Ivanov, “Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures ”IEEE Transactions on Computers, vol. 54, no. 8, August 2005
[6] Haytham El Miligi “Networks-on-Chips: Modeling, Analysis, and Design Methodologies ”A Dissertation Submitted in Partial Fullfillment of the Requirements for the Degree of Doctor of Philosophy
[7] Miss. N.C.Borase, Dr. G.R.Bamnote, M.A.Pund “Performance Evaluation of Network On Chip Architecture using NS-2” i-CORT 2012 International Conference On Recent Technology 2012 9-11 February 2012
Downloads
Published
Issue
Section
Categories
License
This work is licensed under a Creative Commons Attribution 4.0 International License.
This work is licensed under a Creative Commons Attribution 4.0 International License.
Under this license, authors retain ownership of the copyright for their articles. By submitting to the International Journal of Advanced Research in Science, Management, and Technology (IJARSMT), authors grant the journal the right of first publication. Users are free to share, copy, and redistribute the material in any medium or format, and to adapt, remix, transform, and build upon the material for any purpose, including commercially, provided that appropriate credit is given to the original author(s) and the journal, a link to the license is provided, and any changes made are indicated.
