An Analysis of Delay and Area Efficient Carry-Select Adder

Authors

  • Vinod A. Malpure Author
  • Prof. Gurpreet Singh Author

Keywords:

Digital Adder, VLSI system design, Carry select adder (CSLA), Power Consumption.

Abstract

A digital adder with best area & speed is one of the major areas of study in VLSI system design. With finest area & speed, reducing the power utilization is also main area of research in VLSI system design. Our approach uses a carry select adder design for the realization of fast adder. There are various options for implementation of carry select adder. Carry select adder (CSLA) is one of the fastest adders and in many data processing processors to achieve fast arithmetic function. From the construction of the CSLA, it is clear that there is an option for reducing the area and power utilization in the CSLA. This work uses an easy and well-organized gate-level modification to considerably reduce the area and power consumption of CSLA. We compare some of these techniques with existing conventional fast adder design to verify its efficiency.

References

[1] O. J. Bedrij, “Carry-select adder,” IRE Trans. Electron. Comput., pp. 340–344, 1962.

[2] J.Sklansky, “Conditional-Sum Addition Logic,” IRE Trans. Electron. Comput., vol. EC-9, pp.226-231, 1960.

[3] T. Y. Ceiang and M. J. Hsiao, “Carry-select adder using single ripple carry adder,” Electron. Lett., vol. 34, no. 22, pp. 2101–2103, Oct. 1998.

[4] Y. Kim and L.-S. Kim, “64-bit carry-select adder with reduced area,” Electron. Lett., vol. 37, no. 10, pp. 614–615, May 2001.

[5] M.Alioto et.al, “A Gate Level Strategy To Design Carry Select Adders,” ISCAS 2004.

[6] Behnam Amelifard et.al “Closing the Gap between Carry Select Adder and Ripple Carry Adder,” Proceedings of the Sixth International Symposium on Quality Electronic Design (ISQED’05), 2005.

[7] B. Ramkumar, H.M. Kittur, and P. M. Kannan, “ASIC Implementation Of Modified Faster Carry Save Adder,” Eur. J. Sci. Res., vol. 42, no. 1, pp. 53–58, 2010.

[8] B. Ramkumar and H.M. Kittur, “Low Power and Area Efficient Carry select Adder” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume: 20, Issue: 2, 2012.

Downloads

Published

2022-10-30

How to Cite

An Analysis of Delay and Area Efficient Carry-Select Adder. (2022). International Journal of Advanced Research in Science, Management and Technology, 8(5), 1-5. https://ijarsmt.in/ijarsmt/article/view/121

Most read articles by the same author(s)

Similar Articles

61-70 of 72

You may also start an advanced similarity search for this article.